帳號:
密碼:
首頁 | 元件(模組) | 開發板 | 開發工具(箱) | 代理商 | 原廠 | 訂單狀態 | 客戶服務 |
新品搜尋 ﹕ 方法﹕
 
Processor PM Development Kit
原廠/品牌: Lattice 上架日期: 04/13
供應商: Lattice 產品類別: FPGA

     Get started integrating multiple power management

      ICs fast with the ProcessorPM Development Kit. The kit is a versatile, ready to use hardware platform for evaluating and designing with ProcessorPM power management devices. The kit is based on a 2.5” x 2” evaluation board that features the ProcessorPM - POWR605 device in a lead-free 24-pin QFN package, a Power Manager II - POWR6AT6, evaluation circuits that emulate a power supply bus and processor interface, and an expansion header.

     To help you get started quickly, the kit includes a pre-configured processor support demonstration design that will support hundreds of microprocessor, DSP, ASSP, or ASIC power management scenarios. The demo integrates three key support functions for a processor: voltage supervisor, watchdog timer (WDT), and reset generator. The board is controlled with switches and pushbuttons. And a slide potentiometer emulates brown-out conditions on a 2.5V supply rail. A pin header provides access to IOs of the ProcessorPM and the POWR6AT6. You may extend or modify the pre-configured demo using PAC-Designer® software.

     The board can be modified to support programming with Lattice ISP Download Cables with a parallel PC connection and demonstrate power supply margin/trim scenarios with the POWR6AT6.


新品討論
  產品捷報
英飛凌新款高性能微控制器AURIX TC4Dx可提供高速連接
ROHM新款SiC蕭特基二極體支援xEV系統高電壓需求
貿澤與ADI合作全新電子書探索電子設計電源效率與耐用性
英飛凌首款20 Gbps通用USB周邊控制器提供高速連接效力
Microchip IGBT 7功率元件組合優化永續、電動出行和資料中心應用設計
  最新活動
Touch Taiwan - Connection 跨域共創,連接未來
半導體供應鏈重組與經濟安全國際研討會
第二十三屆全國AOI論壇與展覽
iF設計趨勢展
【線上研討會】車用半導體材料技術發展與應用研討會
刊登廣告 新聞信箱 讀者信箱 著作權聲明 隱私權聲明 本站介紹

Copyright ©1999-2024 遠播資訊股份有限公司版權所有 Powered by O3
地址:台北市中山北路三段29號11樓 / 電話 (02)2585-5526 / E-Mail: webmaster@ctimes.com.tw