帳號:
密碼:
首頁 | 元件(模組) | 開發板 | 開發工具(箱) | 代理商 | 原廠 | 訂單狀態 | 客戶服務 |
新品搜尋 ﹕ 方法﹕
 
10/100/1000 Ethernet MAC with AHB Interface
原廠/品牌: 智原科技 上架日期: 05/27
供應商: 寅通科技 產品類別: Digital IP - High Speed Interface Controller

     FTGMAC100_S is a high performance 10/100/1000 Mbps Ethernet controller with DMA function. It includes AHB wrapper, DMA engine, on-chip memory (TX FIFO and RX FIFO), MAC, and MII/GMII interface.

FTGMAC100_S provides AHB master capability. It fully complies with IEEE 802.3 specification for 10/100 Mbps Ethernet and IEEE 802.3z specification for 1000 Mbps Ethernet. FTGMAC100_S DMA controller handles all data transfers between system memory and on-chip memory. With the DMA engine, it could reduce the CPU loading, maximize the performance and minimize the FIFO size.

FTGMAC100_S has an on-chip memory for buffering; no external local-buffer memory is needed. It also supports both MII and GMII interfaces. The MII interface supports two specific data rates, 10 Mbps and 100 Mbps. The GMII interface supports data rate of 1000 Mbps.

In order to reduce the processing load of the host CPU, FTGMAC100_S implements TCP, UDP and IPv4 header checksum generation and validation, and supports VLAN tagging. For QoS and CoS requirements, FTGMAC100_S supports high priority queues to reduce the processing load of host CPU for transmitting packets.

The FTGMAC100_S provides Wake-on-LAN function. It supports three wake-up events: link status change, magic packet and wake-up frame. The function allows a system containing FTGMAC100_S to be waked up by remote side. The AHB wrapper allows users to quickly integrate FTGMAC100_S into their SoC design.

Features
  • AHB bus interface supports bus master and slave mode
  • DMA engine for transmitting and receiving packets
  • Support TCP, UDP, IP header checksum offloads
  • Support IEEE 802.1Q VLAN tag insertion and removal
  • Support High Priority Transmit Queue for QoS and CoS applications
  • Support Wake-on-LAN function with three wake-up events: Link status change, Magic packet and Wake-up frame
  • Independent TX/RX FIFO
  • Support half and full duplex (full duplex operation supported
    only in 1000 Mbps mode)
  • Support flow control for full duplex and backpressure for half duplex
  • Spport MII/GMII interface
  • Support Jumbo packets (9K bytes)

新品討論
  產品捷報
TI推出全新可編程邏輯產品 協助工程師快速轉換概念為產品原型
英飛凌推出EiceDRIVER 125 V高側閘極驅動器 故障即時保護電池
新唐推出Arm Keil MDK Nuvoton Edition可大幅提升開發者效率
Power Integrations推1700V氮化鎵切換開關IC
瑞薩全新RA8 MCU系列將Arm Cortex-M85處理器高效引入成本敏感應用
  最新活動
Touch Taiwan - Connection 跨域共創,連接未來
半導體供應鏈重組與經濟安全國際研討會
第二十三屆全國AOI論壇與展覽
iF設計趨勢展
【線上研討會】車用半導體材料技術發展與應用研討會
刊登廣告 新聞信箱 讀者信箱 著作權聲明 隱私權聲明 本站介紹

Copyright ©1999-2024 遠播資訊股份有限公司版權所有 Powered by O3
地址:台北市中山北路三段29號11樓 / 電話 (02)2585-5526 / E-Mail: webmaster@ctimes.com.tw